Maskless lithography


Maskless lithography utilizes methods that directly transfer the information onto the substrate, without utilizing an intermediate static mask, i.e. photomask that is directly replicated. In microlithography typically radiation transfer casts an image of a time constant mask onto a photosensitive emulsion.
Traditionally mask aligners, steppers, scanners, but also other non-optical techniques for high speed replication of microstructures are common. The concept takes advantage of high speed or parallel manipulation technologies that have been enabled by large and cheap available computing capacity, which is not an issue with the standard approach that decouples a slow, but precise structuring process for writing a mask from a fast and highly parallel copy process to achieve high replication throughputs as demanded for in industrial microstructuring.
Maskless lithography follows two main paths. One is a rasterized approach by generation of a time-variant intermittent image on an electronically modifiable mask that is projected with known means, or by direct writing, where the radiation is focused to a narrow beam that is scanned in vector form across the resist. The beam is then used to directly write the image into the photoresist, one or more pixels at a time. Also combinations of the two approaches are known and it is not limited to optical radiation, but also extends into the UV, includes electron-beams and also mechanical or thermal ablation via MEMS devices.
A key advantage of maskless lithography is the ability to change lithography patterns from one run to the next, without incurring the cost of generating a new photomask. This may prove useful for double patterning or compensation of non-linear material behaviour.
The main disadvantages are complexity and costs for the replication process, the limitation of rasterization in respect to oversampling causes aliasing artefact, especially with smaller structures, while direct vector writing is limited in throughput. Also the digital throughput of such systems forma a bottleneck for high resolutions, i.e. structuring a 300mm diameter wafer with its area of ~707cm² requires about 10 TiB of data in a rasterized format without oversampling and thus suffers from step-artefacts. Oversampling by a factor of 10 to reduce these artefacts adds another two orders of magnitude 1 PiB per single wafer that has to be transferred in ~1 min to the substrate to achieve high volume manufacturing speeds.
Industrial maskless lithography is therefore currently only widely found for structuring lower resolution substrates, like in PCB-panel production, where resolutions ~50µm are most common.

Forms

Currently, the main forms of maskless lithography are electron beam and optical. In addition, focused ion beam systems have established an important niche role in failure analysis and defect repair. Also, systems based on arrays of mechanical and thermally ablative probe tips have been demonstrated.

Electron beam

The most commonly used form of maskless lithography today is electron beam lithography. Its widespread use is due to the wide range of electron beam systems available accessing an equally wide range of electron beam energies. This is already being used in wafer-level production at eASIC, which uses conventional direct-write electron beam lithography to customize a single via layer for low-cost production of ASICs.
Most maskless lithography systems currently being developed are based on the use of multiple electron beams. The goal is to use the parallel scanning of the beams to speed up the patterning of large areas. However, a fundamental consideration here is to what degree electrons from neighboring beams can disturb one another. Since the electrons in parallel beams are traveling equally fast, they will persistently repel one another, while the electron lenses act over only a portion of the electrons' trajectories.

Optical

is a very popular form of optical maskless lithography, which offers flexibility, ease of use, and cost effectiveness in R&D processing. This equipment offers rapid patterning at sub-micrometre resolutions, and offers a compromise between performance and cost when working with feature sizes of approximately 200 nm or greater.
Interference lithography or holographic exposures are not maskless processes and therefore do not count as "maskless", although they have no 1:1 imaging system in between.
Plasmonic direct writing lithography uses localized surface plasmon excitations via scanning probes to directly expose the photoresist.
For improved image resolution, ultraviolet light, which has a shorter wavelength than visible light, is used to achieve resolution down to around 100 nm. The main optical maskless lithography systems in use today are the ones developed for generating photomasks for the semiconductor and LCD industries.
In 2013, a group at Swinburne University of Technology published their achievement of 9 nm feature size and 52 nm pitch, using a combination of two optical beams of different wavelengths.
DLP technology can also be used for maskless lithography.

Focused ion beam

systems are commonly used today for sputtering away defects or uncovering buried features. The use of ion sputtering must take into account the redeposition of sputtered material.

Probe-tip contact

has developed an alternative maskless lithography technique based on atomic force microscopy. In addition, Dip Pen Nanolithography is a promising new approach for patterning submicrometer features.

Future

Technologies that enable maskless lithography is already used for the production of photomasks and in limited wafer-level production. There are some obstacles ahead of its use in high-volume manufacturing. First, there is a wide diversity of maskless techniques. Even within the electron-beam category, there are several vendors with entirely different architectures and beam energies. Second, throughput targets exceeding 10 wafers per hour still need to be met. Third, the capacity and ability to handle the large data volume needs to be developed and demonstrated.
In recent years DARPA and NIST have reduced support for maskless lithography in the U.S.
There was a European program that would push the insertion of maskless lithography for IC manufacturing at the 32-nm half-pitch node in 2009. Project name was MAGIC, or "MAskless lithoGraphy for IC manufacturing",
in frame of EC 7th Framework Programme.
Due to the increased mask costs for multiple patterning, maskless lithography is once again increasing in visibility.