Programmable interrupt controller


In computing, a programmable interrupt controller is an integrated circuit that helps microprocessor to handle interrupt requests coming from multiple different sources which may come simultaneously. It helps to prioritize IRQs so that CPU switches execution to the most appropriate interrupt handler after PIC assertes IRQ's relative priority. Common modes of a PIC include hard priorities, rotating priorities, and cascading priorities. PICs often allow the cascading of their outputs to inputs between each other. On PC architecture PIC are typically ebedded into a southbridge chips whose internal architecture is defined by chipsets' vendors' standards.

Common features

PICs typically have a common set of registers: Interrupt Request Register, In-Service Register, Interrupt Mask Register. The IRR specifies which interrupts are pending acknowledgement, and is typically a symbolic register which can not be directly accessed. The ISR register specifies which interrupts have been acknowledged, but are still waiting for an End Of Interrupt. The IMR specifies which interrupts are to be ignored and not acknowledged. A simple register schema such as this allows up to two distinct interrupt requests to be outstanding at one time, one waiting for acknowledgement, and one waiting for EOI.
There are a number of common priority schemas in PICs including hard priorities, specific priorities, and rotating priorities.
Interrupts may be either edge triggered or level triggered.
There are a number of common ways of acknowledging an interrupt has completed when an EOI is issued. These include specifying which interrupt completed, using an implied interrupt which has completed, and treating interrupt acknowledgement as the EOI.

Well-known types

One of the best known PICs, the 8259A, was included in the x86 PC. In modern times, this is not included as a separate chip in an x86 PC, but rather as part of the motherboard's southbridge chipset. In other cases, it has been replaced by the newer Advanced Programmable Interrupt Controllers which support more interrupt outputs and more flexible priority schemas.