Overall single socket and multi-socket throughput increased with the T3 processor in systems, providing superior throughput with half the CPU socket requirements to its predecessor. The throughput increased in single a socket T3-1 platform in comparison to its predecessor T2+ processor in a dual-socket T5240 platform. Under simulated web serving workloads, dual-socket based SPARC T3 systems benchmarked better performance than quad-socket UltraSPARC T2+ systems.
History
Online IT publication The Register incorrectly reported in June 2008 that the microprocessor would have 16 cores, each with 16 threads. In September 2009 they published a roadmap that instead showed 8 threads per core. During the Hot Chips 21 conference Sun revealed the chip has a total of 16 cores and 128 threads. According to the ISSCC 2010 presentation:
"A 16-core SPARC SoC processor enables up to 512 threads in a 4-way glueless system to maximize throughput. The 6MB L2 cache of 461GB/s and the 308-pin SerDes I/O of 2.4Tb/s support the required bandwidth. Six clock and four voltage domains, as well as power management and circuit techniques, optimize performance, power, variability and yield trade-offs across the 377mm2 die."
Support for the UltraSPARC T3 was confirmed on July 16, 2010 when the ARCBot under Twitter noted unpublished PSARC/2010/274 which revealed a new "-xtarget value for UltraSPARC T3" being included in OpenSolaris. During Oracle OpenWorld in San Francisco on September 20, 2010, the processor was officially launched as the "SPARC T3", accompanied by new systems and new reported benchmarks claiming world-record performance. Varied real-world application benchmarks were released with full system disclosures. Internationally recognized SPEC benchmarks were also released with full system disclosures. Oracle disclosed that SPARC T3 was built with a 40 nm process.
With the release of the SPARC T3 chip, the new brand of Oracle SPARC T-series servers was introduced to the market, effectively replacing CMT machines from the previous SPARC Enterpriseproduct line. Fewer physical products from the former server line were refreshed with the T3 chip, reducing the total number of servers respectively to four:
One Socket SPARC T3-1 2U Rack Server
One Socket SPARC T3-1B Blade Server
Two Socket SPARC T3-2 Server
Four Socket SPARC T3-4 Server
Virtualization
Like the prior T1, T2, and T2+ processors, the T3 supports Hyper-Privileged execution mode. The T3 supports up to 128 Oracle VM Server for SPARC domains.
